Electronic chips & systems design languages /
Saved in:
| Other Authors: | |
|---|---|
| Format: | Book |
| Language: | English |
| Published: |
Boston, Mass. ; London :
Kluwer Academic,
c2001.
|
| Series: | ChDL series
|
| Subjects: | |
| Online Access: | Publisher description Table of contents only |
| LEADER | 04256cam a2200433 a 4500 | ||
|---|---|---|---|
| 001 | c000394547 | ||
| 003 | CARM | ||
| 005 | 20130813111808.0 | ||
| 008 | 130813s2001 maua b 000 0 eng d | ||
| 010 | |a 2001022459 | ||
| 015 | |a GBA1-25498 | ||
| 019 | 1 | |a 22659228 |z 22505029 |z 26548027 |5 LACONCORD2021 | |
| 020 | |a 0792373111 (hbk.) | ||
| 035 | |a (OCoLC)46420013 |5 LACONCORD2021 | ||
| 040 | |a DLC |b eng |c DLC |d Uk | ||
| 042 | |a pcc | ||
| 050 | 0 | 0 | |a TK7885.7 |b .E44 2001 |
| 082 | 0 | 4 | |a 621.392 |2 23 |
| 084 | |a PM 721 |2 blsrissc | ||
| 084 | |a RM 05 |2 blsrissc | ||
| 245 | 0 | 0 | |a Electronic chips & systems design languages / |c edited by Jean Mermet. |
| 246 | 3 | 0 | |a Electronic chips and systems design languages |
| 260 | |a Boston, Mass. ; |a London : |b Kluwer Academic, |c c2001. | ||
| 300 | |a ix, 306 p. : |b ill. ; |c 25 cm. | ||
| 490 | 1 | |a The ChDL series | |
| 504 | |a Includes bibliographical references. | ||
| 505 | 0 | 0 | |a Machine derived contents note: Contributors. Preface. VHDL Extensions. I: VHDL-AMS Introduction; A. Vachoux. 1. Library Development Using the VHDL-AMS Language; E. Christen, K. Bakalar. 2. Behavioral Modeling of Complex Heterogeneous Microsystems; P. Schwarz, J. Haase. 3. VHDL-AMS, a Unified Language to Describe Multi-Domain, Mixed-Signals Designs. Mechatronic Applications; V. Aubert, S. Garcia-Sabiro. 4. Efficient Modeling of Analog and Mixed A/D Systems via Piece-Wise Linear Technique; J. Dabrowski, A. Pulka. II: OO-VHDL. 5. SUAVE: Object-Oriented and Genericity Extensions to VHDL for High-Level Modeling; P. Ashenden, et al. 6. Digital Circuit Design with Objective VHDL; M. Radetzki, W. Nebel. System Level Design. I: HW/SW Co-design. 7. UF: Architecture and Semantics for System-Level Multiformalism Descriptions; L.S. Fernandez, et al. 8. Automatic Interface Generation among VHDL Processes in HW/SW Co-Design; E. Barros, C. de Araujo. 9. System-Level Specification and Architecture Exploration: An Avionics Codesign Application; F. Clout,̌ et al. 10. Using SDL to Model Reactive Embedded System in a Co-design Environment; R. Kumar. 11. A Synchronous Object-Oriented Design Flow for Embedded Applications; P.G. Plg̲er, et al. II: Co-simulation. 12. Heterogeneous System-Level Cosimulation with SDL and Matlab; P. Bjurǔs, A. Jantsch. 13. VHDL-Based HW/SW Cosimulation of Microsystems; V. Moser, et al. 14. Modeling Interrupts for HW/SW Co-Simulation Based on VHDL/C Coupling; M. Bauer, et al. III: SLD methodology. 15. A Comparison of Six Languages for System Level Description of Telecom Applications; A. Jantsch, et al. 16. High Level Modelling in SDL and VHDL+; F. Cook, et al. 17. ECL: A Specification Environment for System-Level Design; E. Sentovich, et al. 18. The MCSE Approach for System-Level Design; J.P. Calvez, et al. Synthesis. 19. Automatic VHDL Restructuring for RTL Synthesis Optimization and Testability Improvement; D. Sciuto, et al. 20. VHDL Dynamic Loop Synthesis; M.F. Albenge, D. Houzet. 21. Hierarchical Module Expansion in a VHDL Behavioural Synthesis System; A.D. Brown, et al. Formal Verification. I: Formal Verification. 22. Port-Stitching: An Interface-Oriented Hardware Specification and VHDL Model Generation; A.F. Nicolae, E. Cerny. 23. Formal Verification of VHDL using VHDL-Like ACL2 Models; D. Borrione, P. Georgelin. 24. Specification of Embedded Monitors for Property Checking; M. Bombana, et al. 25. Formal Specification and Verification of Transfer-Protocols for System-Design in VHDL; O. Drogehorn, et al. |
| 650 | 0 | |a Computer hardware description languages. | |
| 650 | 0 | |a Electronic apparatus and appliances |x Design and construction |x Data processing. | |
| 650 | 0 | |a Embedded computer systems. | |
| 700 | 1 | |a Mermet, Jean. | |
| 852 | 8 | |b CARM |p 0594782 |f BK | |
| 852 | 8 | |b SCAN |h A3:AH07F0 |i C12956 |p 0594782 |f BK | |
| 830 | 0 | |a ChDL series | |
| 856 | 4 | 2 | |3 Publisher description |u http://www.loc.gov/catdir/enhancements/fy0820/2001022459-d.html |
| 856 | 4 | 1 | |3 Table of contents only |u http://www.loc.gov/catdir/enhancements/fy0820/2001022459-t.html |
| 999 | f | f | |i 5317b7e8-7a71-5df6-a677-873614bc1687 |s 4ea141e0-e156-56a1-b7d5-50277c4fd650 |
| 952 | f | f | |p Can circulate |a CAVAL |b CAVAL |c CAVAL |d CARM 1 Store |i book |m 0594782 |
| 952 | f | f | |a CAVAL |b CAVAL |c CAVAL |d Unmapped Location |e C12956 |f A3:AH07F0 |h Other scheme |