Text this: NMOS dynamic RAM design :