Stav dette: Switch-level timing simulation of MOS VLSI circuits /