Anfonwch hwn fel neges destun: Unified methods for VLSI simulation and test generation /